Search results
Refer to RETS555X drawing of military LM555H and LM555J versions for specifications. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. The ESD information listed is for the SOIC package.
free running frequency and duty cycle are accurately • Output and Supply TTL Compatible controlled with two external resistors and one • Temperature Stability Better than 0.005% per °C capacitor.
26 paź 2012 · The 555 timer IC is a versatile integrated circuit used in timer, pulse generation, and oscillator applications. It contains transistors, resistors, and diodes on a silicon chip. The 555 can be used in monostable, bistable, and astable modes to generate pulses or oscillations.
SIGNETICSDUALTIMER556 ELECTRICALCHARACTERISTICSTA25°C,Vcc=+5Vto+ 15unlessotherwisespecified PARAMETER TESTCONDITIONS SE556 ME556 MINTYPMAXMINTYPMAXUNITS SupplyVoltage 4.518 16 V SupplyCurrent VCC-5VR L — 3 5 3 6 mA VCC=15VRL=~ 10 11 10 14 mA LowState.Note1 TimingError(Monostable) RA=2KJ1tofOOKn InitialAccuracy C=O.VFNote2 0.5 1.5 0.75 % DriftwithTemperature VCC-15V 30 100 50 ppm/*C
The LMC555 device is a CMOS version of the industry standard 555 series general-purpose timers. In addition to the standard SOIC, VSSSOP, and PDIP packages, the LMC555 is also available in a chip-sized, 8-bump DSBGA package using TI's DSBGA package technology.
The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external re- sistor and capacitor.
The LM555/NE555/SA555 is a highly stable controller capable of producing accurate timing pulses. With a monostable operation, the time delay is controlled by one external resistor and one capacitor. With an astable operation, the frequency and duty cycle are accurately controlled by two external resistors and one capacitor. Discharging Tr.
